

## LIQUID CRYSTAL DRIVING DEVICE

## BACKGROUND OF THE INVENTION

## 5       Field of the Invention

The present invention relates to a liquid crystal driving device, and more particularly to an impulsive type liquid crystal driving device which inserts black data during a vertical blanking interval and then realizes a motion  
10 picture.

The present invention is based on a system for displaying a motion picture by means of TFT-LCD (Thin Film Transistor Liquid Crystal Display) including a liquid crystal having a high response characteristic. In a liquid crystal  
15 driving device according to the present invention, a refresh rate may be set as 60Hz in order to display the motion picture, but the refresh rate is not limited to that.

## Description of the Prior Art

20       Generally, in a liquid crystal display device, an arrangement of liquid crystal molecules is changed by means of an electric field effect so that a light transmittance of the liquid crystal molecules is adjusted and thus an image is displayed. Further, liquid crystal display devices have

developed from a TN-LCD type to a STN-LCD type, a MIM-LCD type and a TFT-LCD type, and display performance of liquid crystal display devices has remarkably improved. Since such liquid crystal display devices not only have low power  
5 consumption but also have compact sizes and small weights, they have attracted considerable attention as devices which can substitute for CRTs (Cathode Ray Tubes). Furthermore, as they have been widely utilized in notebooks and portable mobile communication devices, etc., demand for them has been  
10 on the rise.

A conventional liquid crystal driving device sequentially applies a gate on/off pulse from a first gate bus line to n-th gate bus line during one frame of a vertical sync (V\_sync) and then sequentially scans the gate bus lines.  
15 Further, during an occurrence of a horizontal sync, the conventional liquid crystal driving device applies a data signal to each pixel of the gate bus line selected through a data bus line, and then displays one frame image by constantly maintaining the applied data signal. Such a  
20 liquid crystal driving method is called as "hold type".

A gate driver IC utilizing gate sequential scanning method according to the prior art is shown in FIG. 1.

Referring to FIG. 1, the conventional gate driver IC includes a plurality of shift registers SR1 ~ SRn, a

plurality of level shifters LS1 ~ LS<sub>n</sub> and a plurality of  
buffer amplifiers BF1 ~ BF<sub>n</sub>. The plurality of shift  
registers SR1 ~ SR<sub>n</sub> receives a vertical starting signal STV  
in response to a vertical clock signal CPV and then  
5 sequentially shifts it to a next terminal in order to output  
it. The plurality of level shifters LS1 ~ LS<sub>n</sub> are  
respectively coupled to the plurality of shift registers SR1  
~ SR<sub>n</sub>, level-convert the output signals of the plurality of  
shift registers SR1 ~ SR<sub>n</sub> and then output the level-converted  
10 signals. The plurality of buffer amplifiers BF1 ~ BF<sub>n</sub>  
amplify the signals level-converted by the plurality of level  
shifters LS1 ~ LS<sub>n</sub> and then output gate on/off signals G1 ~  
G<sub>n</sub>.

Generally, it is preferred that a response speed of a  
15 liquid crystal is approximately 5ms in order to reproduce a  
motion picture, but the response speed of liquid crystals  
have not been faster than the processing speed of image  
information in hold type liquid crystal display devices.  
Therefore, blurring due to image information from a prior  
20 picture remaining in the next frame may occur, thereby  
causing the degradation of the picture quality.

In order to improve such problems, a liquid crystal  
driving device, which utilizes an impulsive driving method of

performing high-speed driving after dividing one frame, the refresh rate of which is 60Hz, into an active address interval and blanking interval of 120Hz, has been proposed. Herein, the impulsive driving method assigns a predetermined interval  
5 as a black image space in a unit of one frame in order to prevent image information in a prior frame from affecting a current frame.

However, in the conventional impulsive driving method, the blurring can't be completely removed, the occurrence  
10 possibility of EMI (Electro-magnetic interference) is high and the data maintenance time of a liquid crystal during the active address interval is short.

Also, in a case in which TV signals such as NTSC and PAL are reproduced, since one frame interval has been fixed as  
15 16.7ms, when an active interval is driven at 85Hz in a liquid crystal driving device having an XGA grade, an activation interval of a vertical clock signal CPV is 11.2ms and an interval, in which black data can be inserted, is approximately 5.5ms.

20 However, in the conventional liquid crystal display device as described above, since the gate sequential scanning method has been utilized, the black data can't be inserted during the short time of 5.5ms even if all gates are driven.

## SUMMARY OF THE INVENTION

Accordingly, the present invention has been made to solve the above-mentioned problems occurring in the prior art, and an object of the present invention is to provide a liquid crystal driving device for decreasing active address interval by a predetermined width in comparison to the prior art, increasing a blanking interval and reducing the entire gate driving time in the blanking interval by scanning a plurality of gate bus lines at the same time during the blanking interval.

In order to achieve the above objects, according to one aspect of the present invention, there is provided an impulsive type liquid crystal driving device, comprising: a liquid crystal panel for including a plurality of gate bus lines, which are arranged in one-direction, and a plurality of data bus lines which are arranged in a direction perpendicular to the plurality of gate bus lines; a gate driver section for sequentially scanning the plurality of gate bus lines during an active address interval in response to a second vertical starting signal, a vertical clock signal and an output enable signal, and scanning the plurality of gate bus lines during a vertical blanking interval in a unit of a predetermined number of lines; and a current boosting

section for increasing current amount supplied to the gate bus lines during the vertical blanking interval in response to a pulse width modulation signal.

The preferred embodiments will now be described below in  
5 detail in reference to the accompanying drawings.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The above and other objects, features and advantages of  
10 the present invention will be more apparent from the following detailed description taken in conjunction with the accompanying drawings, in which:

FIG. 1 is a block diagram showing a construction of a conventional gate driver integrated circuit;

15 FIG. 2 is a block diagram showing a liquid crystal driving device according to the present invention;

FIG. 3 is a block diagram showing a construction of a gate driver integrated circuit according to the present invention;

20 FIG. 4 is a detailed circuit diagram showing a current booster circuit according to the present invention;

FIG. 5 is a timing chart showing a scanning timing of a gate bus line in normal operation according to the present invention;

FIG. 6 is a timing chart showing a scanning timing of a gate bus line in blink operation according to the present invention;

FIG. 7 is a timing chart showing a driving timing of a  
5 data bus line in normal operation according to the present invention; and

FIG. 8 is a timing chart showing a driving timing of a data bus line in blink operation according to the present invention.

10

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinafter, a preferred embodiment of the present invention will be described with reference to the  
15 accompanying drawings.

FIG. 2 is a block diagram showing a liquid crystal driving device according to the present invention. As shown in FIG. 2, the liquid crystal driving device comprises a liquid crystal panel 100, a gate driver section 200 and a  
20 current boosting section 300.

The liquid crystal panel 100 includes a plurality of gate bus lines (not shown) arranged in one-direction, a plurality of data bus lines (not shown) arranged in a direction perpendicular to the plurality of gate bus lines,

and thin film transistors (not shown) formed on intersections of the plurality of gate bus lines and the plurality of data bus lines.

The gate driver section 200 includes a plurality of gate driver Ics and sequentially scans the plurality of gate bus lines during an active address interval in response to a second vertical starting signal STV2, a vertical clock signal CPV and an output enable signal OES. At the same time, the gate driver section 200 scans the plurality of gate bus lines during a vertical blanking interval in a unit of a predetermined number of lines.

The current boosting section 300 includes a plurality of current booster circuits CB1 ~ CBn for receiving a plurality of gate on/off signals G0 ~ Gn outputted from the gate driver section 200 and a pulse width modulation signal PWM, respectively. Further, the current boosting section 300 increases current amount supplied to the gate bus lines during the vertical blanking interval in response to the pulse width modulation signal PWM. Herein, the supplied current amount is adjusted according to a duty ratio of the pulse width modulation signal PWM.

FIG. 3 is a block diagram showing a construction of a gate driver integrated circuit according to the present invention. As shown in FIG. 3, the gate driver integrated



circuit includes a first shift register section 220, a second shift register section 240, a plurality of level shifters LS1 ~ LSn and a plurality of buffer amplifiers BF1 ~ BF<sub>n</sub>.

The first shift register section 220 includes a  
 5 predetermined number of first switches SW1 ~ SW29 and a predetermined number of first shift registers SR1 ~ SR30. The first switches SW1 ~ SW29 are switched by the output enable signal OES and then selects either the second vertical starting signal STV2 or an internally shifted signal.  
 10 Further, when the internally shifted signal is selected by the switching operation of the predetermined number of first switches SW1 ~ SW29, the first shift registers SR1 ~ SR30 receive the second vertical starting signal STV2 and then output it after sequentially shifting it. Also, when the  
 15 second vertical starting signal STV2 is selected, the first shift registers SR1 ~ SR30 receive the second vertical starting signal STV2 and then output a predetermined number of first output signals at the same time without shifting.

For instance, the switch SW1 of the first switches SW1 ~  
 20 SW29 switches to an output terminal of the shift register SR1 of the first shift registers SR1 ~ SR30 during the active address interval and switches to an input terminal of the second vertical starting signal STV2 during the vertical

blanking interval. Also, the switch SW2 of the first switches SW1 ~ SW29 switches to an output terminal of the shift register SR2 of the first shift registers SR1 ~ SR30 during the active address interval and switches to an input  
5 terminal of the second vertical starting signal STV2 during the vertical blanking interval.

In order to sequentially scan a predetermined number of gate bus lines during the active address interval in response to the vertical clock signal CPV and the output enable signal  
10 OES, the first shift register section 220 having such construction outputs the second vertical starting signal STV2 after sequentially shifting it. Further, in order to scan the predetermined number of gate bus lines at the same time during the vertical blanking interval, the first shift  
15 register section 220 receives the second vertical starting signal STV2 and then generates a predetermined number of first output signals at the same time.

The second shift register section 240 includes a predetermined number of second switches SW31 ~ SW60 and a  
20 predetermined number of second shift registers SR31 ~ SR60. The second switches SW31 ~ SW60 are switched by the output enable signal OES and then selects either the second vertical starting signal STV2 or an internally shifted signal.

Further, when the internally shifted signal is selected by the switching operation of the predetermined number of second switches SW31 ~ SW60, the second shift registers SR31 ~ SR60 receive the second vertical starting signal STV2 and then  
5 output it after sequentially shifting it. Also, when the second vertical starting signal STV2 is selected by the switching operation of the predetermined number of second switches SW31 ~ SW60, the second shift registers SR31 ~ SR60 receive the second vertical starting signal STV2 and then  
10 output a predetermined number of second output signals at the same time without shifting.

For instance, the switch SW31 of the second switches SW31 ~ SW60 switches to an output terminal of the shift register SR31 of the second shift registers SR31 ~ SR60  
15 during the active address interval and switches to an input terminal of the shift register SR30 of the first shift register section 220 during the vertical blanking interval. Also, the switch SW32 of the second switches SW31 ~ SW60 switches to an output terminal of the shift register SR32 of  
20 the second shift registers SR31 ~ SR60 during the active address interval and switches to an input terminal of the shift register SR30 of the first shift register section 220 during the vertical blanking interval.

In order to sequentially scan a predetermined number of gate bus lines during the active address interval in response to the vertical clock signal CPV, the second shift register section 240 having such construction receives a shifted  
 5 signal by the shift register SR30 of the first shift register section 220 and then outputs it through the shift registers SR31 ~ SR60 after sequentially shifting it. Further, in order to scan the predetermined number of gate bus lines at the same time during the vertical blanking interval, the  
 10 second shift register section 240 receives the shifted signal by the shift register SR30 of the first shift register section 220 and then outputs a predetermined number of output signals at the same time through the shift registers SR31 ~ SR60.

15 The plurality of level shifters LS1 ~ LS60 are coupled to the shift registers SR1 ~ SR30 of the first shift register section 220 and the shift registers SR31 ~ SR60 of the second shift register section 240, respectively. The level shifters LS1 ~ LS60 level-convert output signals of the shift  
 20 registers SR1 ~ SR30 and the shift registers SR31 ~ SR60 and then output the level-converted signals to the plurality of buffer amplifiers BF1 ~ BF60.

The plurality of buffer amplifiers BF1 ~ BF60 are

coupled to the plurality of level shifters LS1 ~ LS60 respectively, amplify the signals converted by the plurality of level shifters LS1 ~ LS60 and then generate gate on/off signals G1 ~ G60.

5       The gate driver IC applied to the present invention sequentially drives the gate bus lines during the active interval. Also, the gate driver IC drives the gate bus lines from the first to the thirtieth at the same time and then drives the gate bus lines from the thirty first to the  
10   sixtieth at the same time during the vertical blanking interval.

When it is driven in a unit of 30 gate bus lines in such a way, the gate on time decreases to one thirtieth in comparison to the prior art. Therefore, black data can be  
15   inserted within the vertical blanking interval, which is relatively shorter than the active address interval.

Also, when a plurality of gate bus lines are driven during the vertical blanking interval differently from the case of the active address interval, the gate bus lines  
20   momentarily require a large current. Accordingly, in order to supply a correspondingly large current, the present invention utilizes a current booster circuit.

FIG. 4 is a detailed circuit diagram showing a current booster circuit according to the present invention. As shown

in FIG. 4, the current booster circuit includes an operational amplifier OP having a non-inverting terminal (+) and an inverting terminal (-), a first resistor R1 coupled between the non-inverting terminal (+) and a ground, a first  
5 capacitor C1 coupled in parallel to the first resistor R1, a second capacitor C2 coupled between a first input terminal 300a and the ground, a second resistor R2, of which one end is coupled to the first input terminal 300a, a first bipolar transistor Q1, which is coupled between the other end of the  
10 second resistor R2 and a ground, and is turned on according to an output signal of the operational amplifier OP, a third resistor R3, of which one end is coupled to the first input terminal 300a, a second bipolar transistor Q2, which is coupled between the other end of the third resistor R3 and  
15 the non-inverting terminal (+), and is turned on according to an output signal of the other end of the second resistor R2, a fourth resistor R4 coupled between the first input terminal 300a and the non-inverting terminal (+), a third capacitor C3 coupled between the inverting terminal (-) of the operational  
20 amplifier OP and an output terminal, a fifth resistor R5 coupled between a second input terminal 300b and the inverting terminal (-), a sixth resistor R6 coupled between the inverting terminal (-) and a ground, and a fourth capacitor C4 coupled in parallel to the sixth resistor R6.

FIG. 5 is a timing chart showing a scanning timing of a gate bus line in normal operation according to the present invention. As shown in FIG. 5, a V\_sync represents a vertical sync, a STV represents a first vertical starting signal, a CPV represents a vertical clock signal and G1 to G768 represent gate on/off signals respectively.

According to the present invention, when TV image signals such as NTSC and PAL have been driven at 60Hz and then 768 gate bus lines have been scanned in normal operation mode, an interval of one frame is fixed as 16.7ms, the vertical clock signal CPV is enabled during 15.88ms and the 768 gate bus lines are sequentially scanned within the enabled interval of the vertical clock signal, as shown in FIG. 5.

FIG. 6 is a timing chart showing a scanning timing of a gate bus line in blink operation according to the present invention.

According to the present invention, when TV image signals such as NTSC and PAL have been driven at 60Hz and then 768 gate bus lines have been scanned in blink operation mode, an interval of one frame is fixed as 16.7ms, the vertical clock signal CPV is enabled during 11.2ms. Further, a vertical blanking interval VB is maintained at 5.5ms and increases in comparison to the existing vertical blanking

interval, as shown in FIG. 6. When the second vertical starting signal STV2 is activated within the blanking interval, 30 gate lines are selected and next 30 lines are selected sequentially to the end of gate line in a unit of 30  
5 lines. In this case, the time taken for scanning all of 768 gate bus lines is about 0.73ms. For instance, when 100 lines are driven at the same time, only 0.2ms is needed.

Accordingly, in the present invention, since black data can be sufficiently inserted within the vertical blanking  
10 interval, the occurrence of the blurring phenomenon can be removed.

FIG. 7 is a timing chart showing a driving timing of a data bus line in normal operation according to the present invention and FIG. 8 is a timing chart showing a driving  
15 timing of a data bus line in blink operation according to the present invention.

As known in FIG. 7, 768 horizontal starting signals STH are generated within an enabled interval of the horizontal starting signal STH.

20 As known in FIG. 8, 26 horizontal starting signals STH are generated within a vertical blanking interval VB.

FIG. 9 is a timing chart showing an operation timing of a current booster circuit according to the present invention. As shown in FIG. 9, a pulse width modulation signal PWM



maintains a low duty ratio LD within one frame interval of a vertical sync and maintains a high duty ratio HD within a vertical blanking interval.

As describe above, according to the present invention,  
5 an active address interval decreases by a predetermined width in comparison to the prior art, a blanking interval, in which black data is inserted, increases and a plurality of gate bus lines are scanned at the same time during the blanking interval, so as to reduce entire gate driving time in the  
10 blanking interval, thereby not only greatly decreasing the occurrence possibility of EMI in the active address interval but also increasing the data maintenance time of a liquid crystal.

The preferred embodiment of the present invention has  
15 been described for illustrative purposes, and those skilled in the art will appreciate that various modifications, additions and substitutions are possible, without departing from the scope and spirit of the invention as disclosed in the accompanying claims.